Senior Physical Design Engineer

Experience in ASIC Physical Design including Floorplanning, P&R, CTS, Timing Closure, STA, SI, Low Power Design, Voltage Islands, Power Gating, IR Drop Analysis using tools like PrimeTime and Cadence with scripting in TCL and Perl|Perform ASIC physical design tasks such as floorplanning, placement, routing, timing closure, and power analysis