Source description
About the role
Working level experience in the standard FPGA architectures,FPGA based system design,IP development. Must have exposure to communication protocols. Must have solid working level experience in ModelSim/ VCS and other industry standard simulator tools. Should be very good in the debugging the HDL codes and be able to make progress by identifying and fixing the issues/ bugs in the design.