Source description
About the role
Utilize scripting languages and repository management tools to streamline design workflows and maintain code qualityQualifications . 7+ years of hands-on experience in RTL logic design,verification,synthesis,and timing optimization . Preferred: Silicon bring-up and debug experience on actual hardware . Preferred: Experience mentoring or leading junior design engineers .
More at AXIADO CORPORATION