Source description
About the role
STA / SignOff Timing ClosureExperience: 3- 5 Yrs (3 Positions) . ASIC/ SoC design implementation experience with specific background in the areas of synthesis,SignOff STA Lower technology nodes like 40nm and below till 14nm/ 10nm
More at Bangalore Labs (BLRLABS)