Source description
About the role
Team Introduction Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve our billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.
Responsibilities
- Manage chip design environment access (VNC/ETX); - Manage user accounts for the chip design environment (IDM/FreeIPA/AD); - Handle storage management, including data and permission control (NetApp/ZFS); - Maintain version control systems (GitLab/SVN/SOS); - Manage computing clusters (LSF/OpenLava); - Download and install EDA tools, manage license servers, and update license files, manage data transfer within the chip design environment; - Provide technical support for IT issues related to the chip design environment, and deploy AI model to chip design environment.
More at ByteDance
Related open roles
Site Reliability Engineer - Video Infrastructure
San Francisco Bay Area
Site Reliability Engineer (Cloud) - Infrastructure Engineering
Singapore
Datacenter Operations Engineer
Saudi Arabia
Site Reliability Engineer - Traffic Infrastructure
Singapore
Traffic Access Architectural SRE Graduate (Traffic Infrastructure) - 2026 Start (BS/MS)
Singapore
Site Reliability Engineer, Traffic Solution - System Service Global
Singapore