Padmi
Cadence logo
Cadence

Electronic Design Automation (EDA) · Semiconductor chip design

Senior Principal Design Engineer - High-Speed Analog and Interface Circuits

BangalorePosted 2 months ago
Electrical Electronics And Computer Hardware EngineeringStaff+Full Time; Regular
Apply at Cadence

Opens the source posting on shine.com

Source description

About the role

View original

Sr Principal Design Engineer At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Sr Principal Design Engineer Location: Bangalore Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the worlds most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, cutting-edge, and to make an impact. Cadences employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique One Cadence One Team culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each otherevery day. Job responsibilities: Experience level: 12-17 years Education: BE/ B Tech/ ME/ M Tech / MS In-depth understanding of high-speed Serdes/Memory interface circuits like I/Os,PLLs, Clocking, Datapaths. Hands on experience on PCIe Gen3/4/5/6, GDDRx/DDRx/LPDDRx memory interface circuits. Strong Analog Design and I/O Design fundamentals. Knowledge of ESD/Reliability/SI/PI. Experience in leading complex IPs , managing cross functional de. Sr Principal Design Engineer At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Sr Principal Design Engineer Location: Bangalore Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the worlds most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, cutting-edge, and to make an impact. Cadences employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique One Cadence One Team culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each otherevery day. Job responsibilities: Experience level: 12-17 years Education: BE/ B Tech/ ME/ M Tech / MS In-depth understanding of high-speed Serdes/Memory interface circuits like I/Os,PLLs, Clocking, Datapaths. Hands on experience on PCIe Gen3/4/5/6, GDDRx/DDRx/LPDDRx memory interface circuits. Strong Analog Design and I/O Design fundamentals. Knowledge of ESD/Reliability/SI/PI. Experience in leading complex IPs , managing cross functional de.

One address, no account. We’ll tell you when matching roles go live.

More at Cadence

Related open roles

View all roles