Source description
About the role
XML,HDL-Models),and generate code out of it. Educational Qualification: Bachelor s / Master Degree in Electronics & Communication Engineering / VLSI . Required Skills: . Strong Expertise in Python / C++,Data structures,Algorithms,OOPS concepts . Exposure to Verilog / VHDL / System Verilog / SystemC . Understanding of UML modelling language preferred .