Padmi
Cisco

AI infrastructure and networking · Zero-trust security and segmentation

ASIC Design Verification Engineering Technical Leader

San Francisco Bay AreaPosted 2 months ago
Electrical Electronics And Computer Hardware EngineeringStaff+Full Time
Apply at Cisco

Opens the source posting on cisco.wd5.myworkdayjobs.com

Source description

About the role

View original

Skip to main content

Loading

Follow Us

Privacy Policy - This site uses essential cookies only.

© 2026 Workday, Inc. All rights reserved.

One address, no account. We’ll tell you when matching roles go live.

More at Cisco

Related open roles

View all roles

Failure Analysis Technical Leader

Bangalore

DFT DV Engineer | 7+ years | DFT/DV/UVM/System Verilog

Bangalore

ASIC Analog Mixed Signal (AMS) Circuit Design Leader

Bangalore

SI/PI Technical Leader

Bangalore

ASIC DFT Engineering Technical Leader | MBIST, SCAN, ATPG

Bangalore

ASIC Emulation Engineer / Technical Leader

Bangalore