Source description
About the role
Familiarity with the process of verifying IPs and subsystem components. . Good expertise in verification methodologies such as UVM. . Proficiency in SystemVerilog. . Ability to understand,reuse existing code effectively and / or write reusable,module level and well documented code for verification. Bachelor / Master degree in Electronics or Computer Engineering or equivalent
More at Cradlepoint