Source description
About the role
The development of product grade St an d ard Cell IP covering the following phases: Layout Design of Standard Cell IPs Layout checks like LVS, DRC , DFM, EMIR Review of Layouts and extend help for other Layout teams Design Kit prep from layout side, verification and validation Layout automation and script support Being a good team player , taking key initiatives for productivity improvements and innovation Sign off and release into dedicated IP validation test chips Specification and documentation Support of silicon bring up and characterization Required Qualifications : Bachelor s degree with 10 + years or master s degree with 8 + years experience in semiconductors / Microelectronics / VLSI engineering. Practical experiences in St an d ard Cell layout design in one or several of the following areas: Layout design and optimization of Combinational and Sequential Cells for various drive strengths and topology options . Layout design of Power Management Kit cells like Level Shifter, Power Gating, Isolation and Always-on Cells . Layout Architecture design for Ultra High Density and High-Performance Libraries . Layout design of custom cells to meet specific low power or high-speed design requirements . Proficient in handling EDA tools from Synopsis, Mentor and Cadence used for layout design like schematic/layout editor, parasitic extraction tools, DRC, LVS, DFM, EMIR, etc. Basic understanding of fabrication steps and flow. Experience in Testchip integration and analysis will be an added advantage . Preferred Qualifications: Good knowledge of CMOS technology Hands-on knowledge of state-of-the-art standard cell layout flows Programming experience applicable to design flow automation tasks The ability to work within a very dynamic interdisciplinary environment as well as dedicated knowledge of 45/32/28nm and below technology nodes are an advantage. You are flexible, highly motivated and have a team-oriented working style. You have shown the ability to communicate as well as work efficiently in an international multi-disciplinary environment. Strong written and verbal communication skills in English are a must .
More at GlobalFoundries
Related open roles
MCU Architect, Custom Silicon (India)
India
Principal Engineer Device Modeling & Characterization
Bangalore
Memory IP Design Engineer- (eFuse/MTPM/OTP/MRAM/SRAM)
Bangalore
Memory Design Engineer - SRAM and ROM
Bangalore
Memory IP Design Engineer- (eFuse/MTPM/OTP/MRAM/SRAM)
Bangalore
Principal Engineer (CMP Module)
Singapore