ASIC RTL Integration Manager, Silicon

Bachelor s degree in Electrical Engineering or Computer Engineering,or equivalent practical experience 15 years of experience in ASIC RTL design integration Experience in Verilog or Systemverilog coding Experience in High performance design,Multi power domains with clocking of multiple SoCs with silicon. .