Senior RTL Design Engineer, Core IP, Silicon

Bachelors degree in Electrical Engineering,Computer Science,or equivalent practical experience. 10 years of work experience in RTL design Masters degree or PhD in Electrical Engineering or Computer Science. Experience with ASIC design methodologies for clock domain checks and reset checks. Experience in RTL coding using System Verilog / Verilog