Silicon Subsystems RTL Design Engineer, Google Cloud

Bachelors degree in Electrical Engineering,Computer Engineering,Computer Science,a related field,or equivalent practical experience 5 years of experience in ASIC development with Verilog / SystemVerilog,VHDL Experience with ASIC design verification,synthesis,timing / power analysis,and Design for Testing (DFT) Experience in micro-architecture and design of subsystems. .