Source description
About the role
Exposure to advanced technology nodes (16nm / 7nm/5nm / 3nm and below) is preferred 3 to 10 years of experience in Analog / Mixed-Signal Layout Design Experience in analog IPs such as PLL,ADC,DAC,LDO,Bandgap,Op-Amp,and SerDes
More at HCLTech