Senior ASIC Design Verification Engineer

. What You Need to Bring: . 15+ years of experience in ASIC Verification using SystemVerilog . Strong expertise in UVM (preferred),OVM,or VMM methodologies .