Padmi

Physical Design

ChennaiPosted 3 months ago
Electrical Electronics And Computer Hardware EngineeringMid-levelFull Time; Regular
Apply at Indian Institute Of Technology,

Opens the source posting on shine.com

Source description

About the role

View original

Role Overview: As a physical design engineer, you will have the opportunity to work on a wide range of processors, processor-based SOCs, and more. Your responsibilities will include all aspects of physical design, from synthesis to physical verification and tapeout. This will involve tasks such as floor planning, static timing analysis, and IO ring design. You will also be exposed to various design techniques aimed at optimizing the design for minimal silicon area, power dissipation, and maximizing clock frequency. Key Responsibilities: - Working on all aspects of physical design, including synthesis, floor planning, static timing analysis, and IO ring design - Optimizing designs for minimal silicon area, power dissipation, and maximizing clock frequency - Utilizing hardware description languages like Verilog - Hands-on experience with physical design tools from Synopsys, Cadence, or Mentor Graphics Qualifications Required: - Basic knowledge of digital design - Exposure to hardware description language like Verilog - Understanding of physical design with exposure to synthesis, floor planning, timing analysis, etc. - Hands-on experience with physical design tools from Synopsys, Cadence, or Mentor Graphics is a plus Role Overview: As a physical design engineer, you will have the opportunity to work on a wide range of processors, processor-based SOCs, and more. Your responsibilities will include all aspects of physical design, from synthesis to physical verification and tapeout. This will involve tasks such as floor planning, static timing analysis, and IO ring design. You will also be exposed to various design techniques aimed at optimizing the design for minimal silicon area, power dissipation, and maximizing clock frequency. Key Responsibilities: - Working on all aspects of physical design, including synthesis, floor planning, static timing analysis, and IO ring design - Optimizing designs for minimal silicon area, power dissipation, and maximizing clock frequency - Utilizing hardware description languages like Verilog - Hands-on experience with physical design tools from Synopsys, Cadence, or Mentor Graphics Qualifications Required: - Basic knowledge of digital design - Exposure to hardware description language like Verilog - Understanding of physical design with exposure to synthesis, floor planning, timing analysis, etc. - Hands-on experience with physical design tools from Synopsys, Cadence, or Mentor Graphics is a plus

One address, no account. We’ll tell you when matching roles go live.