RTL HEAD ROLE

10+ years experience in ASIC/SoC RTL Design and Micro-Architecture with expertise in Verilog/SystemVerilog, Lint, CDC, RDC, STA, and Synthesis|Design and develop ASIC/SoC RTL, perform linting, CDC, RDC, STA, and synthesis tasks for in-house projects