Source description
About the role
5+ years of hands-on SRAM compiler layout experience. Strong understanding of semiconductor process technologies,device physics,and layout effects in advanced nodes. . Full-custom memory layout development for SRAM compiler blocks. These tools must not be used to record,assist with,or enhance responses in any way
More at Marvell
Related open roles
Principal Engineer, Verification
San Francisco Bay Area
Validation Engineer
Singapore
Senior Staff Product Engineer, Optics
TW - Hsinchu · Hsinchu City
Senior Staff Optical Test Engineer
Hsinchu City
Senior Staff Optical Engineer
San Francisco Bay Area
Director of Test – Silicon Photonics
San Francisco Bay Area