Source description
About the role
Develop and execute test plans to verify design correctness and performance Collaborate with logic designers for thorough verification coverageand closure . What Were Looking For . Masters / Bachelor s degree with 12+ years of relevant experience . Experience coding UVM SOC / Subsys/block level testbenches,BFM,scoreboards,monitors,etc
More at Marvell