Source description
About the role
Master s / Bachelor s degree in Electronics / electrical Engineering with 8+ years of relevant experience in RTL design. Proven experience delivering complex PCIe / CXL IP or subsystems from architecture through RTL closure. Strong hands on experience in SystemVerilog / Verilog RTL development . These tools must not be used to record,assist with,or enhance responses in any way
More at Marvell