Source description
About the role
Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day, and smart devices that provide assistance and enhanced capabilities in our day-to-day activities. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware.
As a Design Verification Engineer at Meta’s Reality Labs, you will work with a multidisciplinary group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art machine learning algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art machine learning IPs.
More at Meta
Related open roles
Hardware Engineer, AI Accelerator Module Design
San Francisco Bay Area · Onsite
Electrical CAD and Manufacturing Lead, Robotics Hardware Engineering
San Francisco Bay Area · Seattle · Onsite
Signal Integrity Engineer, Infrastructure Hardware
San Francisco Bay Area · Onsite
ASIC Engineer, Design
San Francisco Bay Area · Austin · Onsite
Signal Integrity / Power Integrity Engineer - Wearables
San Francisco Bay Area · Seattle · San Diego · Onsite
ASIC Engineer, Power
San Francisco Bay Area · Austin · Onsite