Principal Engineer-Verification

Experience with SystemVerilog,UVM,and verification methodology Good understanding of memory controller architecture and timing parameters (setup / hold,tRCD,tRP,etc.) Good communication and leadership skills