Sr Engineer I - Design

Are you looking for a unique opportunity to be a part of something greatWant to join a 17,000-member team that works on the technology that powers the world around usLooking for an atmosphere of trust, empowerment, respect, diversity, and communicationHow about an opportunity to own a piece of a multi-billion dollar (with a B!) global organizationWe offer all that and more at Microchip Technology Inc. Our company is built by dedicated team players who love to challenge the status quo; we'did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Job Description: The design off ASIC blocks to be used within the next generation Microchip FPGA devices. These devices contain RiscV CPUs and all the associated functions to create true SOC functionality. It is expected that the successful candidate will be able to customize and integrate third-party IP blocks, and to create new ASIC blocks as required for the SOC and integration, involved from architecture through to production release. Integration also involves the design of compiled memories and integrating within the SOC along with memory MBIST. The candidate must be familiar with Verilog/System Verilog coding and standard Synthesis and STA tools. The position will involve interaction with cross geography teams and cross functional teams like DFT and PnR and logic verification. Skills : Experience in block level micro-architecture and RTL design of complex ASIC blocks. Experience in IP development from Scratch and integration into SOC. Experiencing in digital flows like linting, cdc, synthesis, STA. Experienced in Verilog/ System Verilog coding, assertions and unit level verification. Good understanding of microprocessors and on-chip bus Structures (AXI, AMBA, peripheral interconnects and communication protocols) Experience is PCIe / USB is a plus point. Deep understanding least three of RiscV or ARM CPUs Network On Chip Bus Interconnect (added plus point) Ethernet PCIe / USB SD/MMC DDR/LPDDR High speed serial interfaces IO, mixed signal designs gearing logic Requirements/Qualifications: 6-7 years of professional experience in RTL design, linting, cdc, synthesis, STA Bachelor with Diploma in VLSI / Master of Engineering / Engineering Degree with experience in VLSI Travel Time: No Travel