Senior Verification Engineer, PCIE

Experience in developing and working in functional coverage based constrained random verification environments . Background in DV methodologies like UVM / VMM and exposure to industry standard verification tools for simulation and debug Experience in verification at Unit / Sub-system / SOC level and expertise in Verilog and SystemVerilog . .