Source description
About the role
Experience with analog layout techniques such as common centroid,interdigitation,shielding,dummy devices,EM aware routing on critical block,and must be versed with with VXL compliant methodology . Qualifications . 10+ years experience in high performance analog layout in advance CMOS process nodes . .
More at Omni Design Technologies
Related open roles
System on a Chip Architect
India
Principal / Lead DSP & Systems Architect — Ultra High-Speed SerDes
San Francisco Bay Area · Onsite
Senior Hardware Engineer
San Francisco Bay Area · Hybrid
Principal / Lead Wireless Communications System Architect
San Francisco Bay Area · Hybrid
Chip Lead: Analog & Mixed-Signal Layout Engineer
Bangalore
Chip Lead: Analog & Mixed-Signal Layout Engineer
San Francisco Bay Area · Hybrid