Source description
About the role
Hands-on expertise with commercial test generation tools for large complex designs Strong fundamental knowledge of DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, scan compression, IEEE 1500 Standard, MBIST and LBIST Experience generating test patterns and analyzing and debugging test failures Experience with RTL simulation, synthesis and back end implementation flows Experience defining and implementing stuck-at and at-speed techniques Experience running test compression flow Experience trading off test options with product performance and schedule requirements Experience creating and releasing full test programs for device screening Test optimization Resolve design and flow issues related to DFT, identify potential solutions, and drive execution
More at Omni Design Technologies
Related open roles
System on a Chip Architect
India
Principal / Lead DSP & Systems Architect — Ultra High-Speed SerDes
San Francisco Bay Area · Onsite
Senior Hardware Engineer
San Francisco Bay Area · Hybrid
Principal / Lead Wireless Communications System Architect
San Francisco Bay Area · Hybrid
Chip Lead: Analog & Mixed-Signal Layout Engineer
Bangalore
Chip Lead: Analog & Mixed-Signal Layout Engineer
San Francisco Bay Area · Hybrid
