Senior SerDes Analog Design

10+ years of experience in high-performance analog or mixed-signal IC development in advanced CMOS processes

Familiarity with high-speed analog design and building block circuits for SERDES technology such as ADC/DAC, CTLE, CDR, PLL etc.

Must have a track record of successfully taking designs to production

Ability to work with customers to define products that address needs

Must have experience with evaluating silicon on bench and familiarity with standard lab equipment

Strong intuitive and analytical understanding of transistor-level circuit design including noise and mismatch analysis

Experience with analog and digital behavioral modeling, and/or synthesis of digital control blocks

Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation tools

MATLAB understanding would be preferred but not mandatory

Familiar with designing circuits for electromigration and ESD compliance in submicron CMOS process

Must be familiar with layout parasitic extraction tools and layout dependent impairments in advanced CMOS processes

Must be able to work independently, create and adhere to schedules

Must possess strong written and verbal communication skills with an ability to work with teams spread across geographic locations