Source description
About the role
Capabilities: . 3+ years of hands-on experience in ASIC physical design Hands on experience on block level or full-chip level PD tasks Experience with low-power design techniques and power analysis tools Experience with advanced technology nodes (eg,7nm,5nm,3nm) is a plus
More at Pronesis Technologies