Padmi

CIS H/W Design Engineer / CIS デジタル回路設計エンジニア

JapanPosted 1 month ago
Electrical Electronics And Computer Hardware EngineeringUnspecified
Apply at Quest Global

Opens the source posting on careers.quest-global.com

Source description

About the role

View original

Job Requirements [業務内容] Responsibilities

CIS デジタル回路設計:

• 開発要求仕様に基づいた回路仕様作成 • Verilog-HDL/System Verilogによる設計および検証(一致検証、アサーション検証、波形目視、カバレッジ検証など) • 評価チーム、試作・量産立ち上げサポート • 設計委託メンバとの業務やりとり • 電力解析、チェックツール実行(構文チェック、非同期検証)、簡易論理合成、SDC(物理インプリ制約)作成

CIS Digital Circuit Design:

• Creation of circuit specifications based on development requirement specifications. • Design and verification using Verilog-HDL/System Verilog (match verification, assertion verification, visual waveform inspection, coverage verification, etc.). • Support for evaluation teams and prototype/mass production launch after design. • Business communication with outsourced design members. • Execution of power analysis, check tools (syntax check, asynchronous verification), simple logic synthesis, and creation of SDC (physical implementation constraints).

[勤務地] Work Location

神奈川県厚木市 Atsugi city, Kanagawa

[勤務地へのアクセス] Access to Work Location

• 神奈川県厚木市: 小田急線本厚木駅より徒歩15分程度 • Atsugi city, Kanagawa: About 15 minutes’ walk from Hon-Atsugi Station.

Work Experience [応募条件]Requirements

■必須要件■ Must Have

• 半導体のデジタル回路設計スキル • Verilog-HDL/System Verilog 設計検証スキル (3年以上) • 物理インプリ実装ツール(Design Compiler)に関する知見

• Semiconductor digital circuit design skills. • Verilog-HDL/System Verilog design and verification skills (3+ years). • Knowledge of physical implementation tools (Design Compiler).

■尚可要件■ Good to have

• 物理インプリ実装ツール(Formality, PrimeTime)に関する知見 • CIS 低電力ロジック設計 (PowerGatingなど)、低電力技術開発 及び 標準化 (低電力IP整備、ツール評価など)の知見

• Knowledge of physical implementation tools (Formality, PrimeTime). • Expertise in CIS low-power logic design (e.g., Power Gating), low-power technology development, and standardization (e.g., low-power IP preparation, tool evaluation).

■使用ツール■ Tools

• 言語 / Languages: Verilog-HDL, System Verilog • ツール / Tools: Xcelium, Design Compiler, Formality, PrimeTime 、波形Viewer、Debugger (Verdi)

■語学力■ Language

• 英語: メール、マニュアルの対応 • 日本語:日本語能力検定(JLPT)N1またはネイティブレベル

• English: Reading/Writing skills for mail and manuals. • Japanese: JLPT N1 certified/equivalent or Native level

[待遇・福利厚生]

◆昇給年1回 ※契約社員は更新のタイミングで見直しあり

◆通勤手当(上限2万円/月)

◆給与詳細:完全年俸制(1/12を毎月支給)

◆残業手当

◆各種社会保険完備

・ 厚生年金

・ 健康保険(TJK : 東京都情報サービス産業健康保険組合)

・ 雇用保険

・ 労働者災害補償保険

◆健康診断(被扶養者健康診断、人間ドック、婦人科健診など)

◆65歳定年制 ※役職定年なし

◆社内研修制度(オンライン)

◆試用期間3ヶ月、業務・待遇変更なし

◆受動喫煙防止対策:あり(屋内禁煙)

[Welfare]

◆ Salary increment once a year

◆ Commuting allowance (up to 20,000/month)

◆ Salary details: Full annual salary system (1/12 paid monthly)

◆ Overtime allowance

◆ Equipped with various social insurance

・ Welfare pension

・ Health insurance (Tokyo Information Service Industry Health Insurance Association)

・ Employment insurance

・ Worker's Accident Compensation Insurance

◆ Health checkup (health checkup for dependents, medical checkup, gynecological checkup, etc.)

◆ Retirement age is 65 years old *No retirement age for positions

◆ Referral recruitment system (with benefits)

◆ In-house training system (online)

◆ Trial period: 3 months, no change in duties or benefits

◆ Measures to prevent passive smoking: Yes (no smoking indoors)

[休日休暇]

◆年間休日120日以上

◆完全週休2日制(土・日)

◆祝日

◆年末年始休暇

◆有給休暇

◆産前産後休暇

◆育児休暇

◆介護休暇

◆忌引休暇

※常駐先の業務にともなって休日・休暇は変動の可能性があります。すべて大手メーカーのため、年次休暇などは充実している場合がほとんどです。

[Vacations]

◆ Total holidays: over 120 days off per year

◆ 2-day weekend system (Saturday and Sunday)

◆ National Holidays

◆ New Year holidays

◆ Paid vacation

◆ Prenatal and post-natal leave

◆ Childcare leave

◆ Nursing care leave

◆ Bereavement leave

*Holidays and vacation days may change depending on the work place you are stationed. Since they are all major manufacturers, most have generous annual vacations

One address, no account. We’ll tell you when matching roles go live.

More at Quest Global

Related open roles

View all roles