Senior PCIe CXL RTL Design Engineer

RTL coding: Verilog / System Verilog . Masters degree or PHD in Electrical Engineering,Computer Engineering or equivalent 7+ years of experience with RTL Design . Good English skills,communication skills,and willingness to work with an international team. Additional Desirable skills: .