Source description
About the role
Strong RTL design experience (Verilog / SystemVerilog). Strong hands-on knowledge of Lint,CDC,RDC flows. Tcl and shell scripting . Python (good to have). Ability to debug RTL / static issues and improve design qualityQualifications
More at Renesas Electronics