Source description
About the role
Hiring for Senior Engineer,Technical Lead,and Architect levels . Hands-on experience in handling block / chip level implementation from Netlist to GDSII . Must possess hands on experience in timing closure and physical verification closure . QUALIFICATION: 4-12+ YEARS EXPERIENCE Experience in handling lower tech nodes that include 7nm,10nm,16nm,28nm 40nm,etc
More at Scaledge