Padmi

FPGA

IndiaPosted 2 months ago
Electrical Electronics And Computer Hardware EngineeringMid-levelFull Time; Regular
Apply at Skillathon

Opens the source posting on shine.com

Source description

About the role

View original

As a FPGA Physical Layer Developer for 5G-NR, you will be required to have 2 to 6 years of experience and possess the following skills: - FPGA IP Blocks integration using Xilinx Vivado Platform - Knowledge on AXI Protocols - Xilinx PS-PL integration knowledge - RTL Programming in Verilog - FPGA Test Bench Development using Xilinx Vivado - L1/Physical Layer Implementation on Xilinx FPGA (RFSoC) - Experience with FPGA Debugging Tools such as ILA, chipscope, VIO - Working knowledge of engineering tools like Xilinx Vivado and Xilinx ISE/EDK - Experience in FPGA Modem/Communication Blocks development and testing related to 4G/5G or any wireless standard will be preferred Qualifications required for this role include: - M.Tech. in VLSI will be preferred - Good Academic Score Please note that experience with FPGA development and testing tools, along with a strong educational background in VLSI, will be advantageous for this position. As a FPGA Physical Layer Developer for 5G-NR, you will be required to have 2 to 6 years of experience and possess the following skills: - FPGA IP Blocks integration using Xilinx Vivado Platform - Knowledge on AXI Protocols - Xilinx PS-PL integration knowledge - RTL Programming in Verilog - FPGA Test Bench Development using Xilinx Vivado - L1/Physical Layer Implementation on Xilinx FPGA (RFSoC) - Experience with FPGA Debugging Tools such as ILA, chipscope, VIO - Working knowledge of engineering tools like Xilinx Vivado and Xilinx ISE/EDK - Experience in FPGA Modem/Communication Blocks development and testing related to 4G/5G or any wireless standard will be preferred Qualifications required for this role include: - M.Tech. in VLSI will be preferred - Good Academic Score Please note that experience with FPGA development and testing tools, along with a strong educational background in VLSI, will be advantageous for this position.

One address, no account. We’ll tell you when matching roles go live.

FPGA at Skillathon · Padmi