Source description
About the role
Preferred Candidate Profile Experience working with Verilog MOS switch-level models. . Ability to debug complex failures down to physical circuit / transistor level. . Good understanding of latch-based designs and restrictive timing requirements. Experience: 5+ Years
More at Spadtek Solutions
Related open roles
SDET Engineer (Oracle / Workday / Salesforce) (Tamil Nadu)
India
ServiceNow Developer (Service Integration and Management Reporting) (Telangana)
Hyderabad
Senior Lead SAP Focused Run & Cloud ALM Administrator (Telangana)
Hyderabad
Workday Techno-Functional Consultant (Belagavi)
Bangalore
ASIC Physical Design Engineer
Hyderabad
ASIC Verification Engineer
Hyderabad