Source description
About the role
Location: Bangalore and Chennai Look for 5+ years relevant experience The Role Ensure the functional correctness of our next-generation silicon designs before tape-out by building test environments, debugging hardware, and hunting down bugs. What You'll Do Build block- and SoC-level verification environments. Write test plans, directed tests, and constrained-random stimulus. Debug test failures alongside RTL design engineers. Drive functional and code coverage to meet sign-off criteria. What You Need Strong SystemVerilog and UVM skills. Experience with simulators (VCS, Xcelium, or Questa). Familiarity with standard bus protocols (e.g., AXI, APB, PCIe). Automation scripting (Python, Perl, or Tcl). Degree in Electrical/Computer Engineering or equivalent. If interested share updated CV to careers@synstacktech.com