Padmi
Tenstorrent logo
Tenstorrent

AI semiconductors · RISC-V CPU architecture

CPU Block level Verification Engineer - AI Silicon (Bangalore, India)

IndiaPosted 1 month ago
Electrical Electronics And Computer Hardware EngineeringSeniorFull Time; Regular
Apply at Tenstorrent

Opens the source posting on shine.com

Source description

About the role

View original

The Tenstorrent team combines technologists from different disciplines who come together with a shared passion for AI and a deep desire to build great products. We value collaboration, curiosity, and a commitment to solving hard problems. Find out more about our culture. CPU Verification Engineer - AI Silicon Design: We are seeking various levels of experience in functional verification of high-performance CPU Engineers! Our RISC-V CPU will go into industry leading AI/ML architecture. The persons coming into this role will help define DV strategies and execute on them while working alongside with a group of highly experienced engineers across various domains of the AI chip. Responsibilities: Define DV requirements for design changes resulting from rapidly evolving AI/ML models; work with engineers across domains to understand real world use cases Develop DV testplans for ISA and microarchitecture and execute on them Design and develop component, block and core level testbenches including stimulus engines, microarchitectural models, checkers Build architectural tools for ISA level verification Develop stimulus generators that scale from pre-silicon to emulation and post-silicon domain Evaluate and integrate open-source toolchains into the DV flow Develop DV environment, tools and infrastructure to enable functional verification for pre-silicon, emulation and post-silicon Experience and qualifications: BS/MS/PhD in EE/ECE/CE/CS with at least 3 years (junior), 5 -7 years (intermediate) or 8+ (senior) years of experience Experience with computer architecture/system components/network/fabric as a part of a CPU, ASIC or SOC design team Verification methodologies and techniques Simulation/debug, TB development, stimulus, checking, coverage, infrastructure, tools Experience with C++ / SV / UVM as well as scripting languages Experience with assembly level programming Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator) Strong problem solving and debug skills across various levels of design hierarchies Locations: Bangalore, India Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. .

One address, no account. We’ll tell you when matching roles go live.

More at Tenstorrent

Related open roles

View all roles
CPU Block level Verification Engineer - AI Silicon (Bangalore, India) at Tenstorrent · Padmi