Source description
About the role
Required Skills and Qualifications: . Bachelors or Masters degree in Electrical Engineering,Computer Engineering,or a related field Proficient in RTL design using Verilog / System Verilog or VHDL Experience with simulation tools (e.g.,ModelSim,VCS) and debugging techniques
More at Tessolve