Senior Physical Design Engineer

Minimum requirements: . 2+ years of relevant experience. A thorough understanding of Physical design. Preferred qualifications: . Familiarity with the Verilog language and simulators. A good understanding of analog functionality and exposure to analog IC design methods. Ability to solve problems using a systematic approach Experience with System Verilog.