Senior Synthesis and STA Engineer / Lead

Required Qualifications: Education & Experience: . 4-10 years of hands-on experience in synthesis or static timing analysis. >3 years of experience working on SoC-level designs (>1M gates) Experience with multi-Vt optimization,clock gating,and power optimization techniques. Experience with clock domain crossing (CDC) analysis and timing exceptions