Source description
About the role
Hands-on experience on 7nm and 10nm technology nodes Must-Have Hands-on experience on Full chip floor plan,Full chip PNR,and Design Partitioning Hands-on experience in IO Planning,Bump Plan and RDL Routing Experience in ECOs,Synthesis and STA,and Power analysis
More at Trovasemi