Source description
About the role
Responsibilities
-
High speed interface design (TX/RX, equalization, clocking) for traditional SerDes or chiplet interconnects.
-
Evaluate and drive implementation of technology features for high- speed interface , including electrical performance optimization and reliability enhancement.
-
2.5D/3DIC channel modeling.
Requirements
-
Education: Masters or PhD in Electrical Engineering (or similar)
-
Must be fluent in English communication, both written and oral
-
Must have more than 3 years of relevant industry experience in high- speed interface designs (larger or equal to 10Gbps) .
-
Understanding of high-speed interface architecture from theory, circuit design to silicon validation .
-
Familiarity with EM extraction is preferred.
-
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, or disability.
More at TSMC Technology
Related open roles
Silicon Photonics - Technical Lead
Location not specified
Principal Engineer, Digital and Mixed-Signal (6623)
Location not specified
Senior Circuit Design Engineer - AI & HPC (7708)
Location not specified
Layout Engineer
Location not specified
Design & Verification Engineer, Analog Power Management (7682)
Location not specified
PLL Circuit Design Engineer
Location not specified