Source description
About the role
Good knowledge of Calibre DRC,LVS,ERC,and DFM Experience with advanced technology nodes (28nm,16nm,7nm,5nm,or below) Required Skills 5+ years of experience in Memory Layout or Custom Layout Design Preferred Qualifications Hands-on experience with SRAM,ROM,CAM,Register Files,or Memory Compiler layouts
More at UST