RTL Design Engineer FPGA High-Speed Connectivity IP

ACADEMIC CREDENTIALS: . Bachelors or Masters degree in computer engineering / Electrical / Electronic Engineering with 4+ years of exp Working knowledge / experience C++,TCL,Perl,Python is required . Has a solid desire to learn and explore new technologies Hands on experience with AMD / Xilinx FPGA device and Vivado toolchain experience