RTL Synthesis and constraints Lead

Bachelor s or Master s degree in Computer Engineering or Electrical Engineering. #LI-AB1 . AMD benefits at a glance The preference is for candidates who have delivered and worked for SOC design as Subsystem Timing constraint Lead and understands SOC constraints requirements Preferred Experience 7-10 years