Senior Manager Silicon Design Engineer

PREFERRED EXPERIENCE: . Strong foundation in SoC architecture and processor systems with proven years of experience. Good analytical problem solving,and attention to details. Expert experience with implementation of UVM / OVM and / or Verilog,System Verilog test benches and / or BFMs is required. Experience in micro-architecture and digital design / verification.