Source description
About the role
Job Details: Job Overview Altera is focused on delivering high-quality, timely, and differentiated FPGA solutions to customers. To support this mission, we are seeking an experienced Ethernet IP Design Application Engineer with strong expertise in the Networking/Ethernet domain. In this role, with Ethernet Centre of Excellence, you will serve as a key technical expert, providing proactive and reactive support to customers and internal stakeholders. You will play a critical role in enabling customer success by helping transition designs from prototype to production , resolving complex technical challenges, and influencing product quality and usability. We value technical excellence, customer focus, integrity, and collaboration . Key Responsibilities Lead design bring-up and validation for Ethernet IPs across speeds: TSE, Multirate PHY IP, 10G, 25G, 40G, 50G, and 100G , including features such as Auto-Negotiation/Link Training (AN/LT) and IEEE 1588 Precision Time Protocol (PTP) Act as the primary technical interface for customers, supporting debugging, issue resolution, and performance optimization Highlight Ethernet IP use models and demonstrates performance metrics Create high-quality technical collateral , including: User guides Reference designs Technology demonstrations and validation tools Collaborate closely with cross-functional teams (Design, Validation, Product Engineering, and Sales) to: Reproduce and debug customer issues Drive resolution and root-cause analysis Validate protocol compliance and performance Provide actionable feedback to improve IP quality and customer experience Qualifications: Minimum Qualifications 5 to 7 years experience with Bachelor s degree or Master s degree in Electrical Engineering, Computer Engineering, Computer Science , or a related field Hands-on programming experience in one or more of the following: VHDL, Verilog, C/C++, Python, Perl, or TCL Preferred Qualifications Experience with FPGA-based design and development Strong foundation in Digital Logic Design and Circuit Design Exposure to Networking/Ethernet protocols and architectures Understanding of customer-facing roles , including basic business, sales, or marketing principles Education Bachelor s degree with 7+ years , or Master s degree with 5+ years Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Regus, Madhapur Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
More at Altera
Related open roles
FPGA Silicon Design Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
FPGA Silicon Design Engineer
Bangalore