Source description
About the role
Experience with Design for Debug (JTAG,High speed USB,PCIe based debug will be an add on . Strong communication skills and the ability to work with a team spread across different geography sites . Qualifications: Qualifications: . BTech / MTech in Electrical Engineering,Electronics,or related field with 12+ years of experience . Experience with ARM based SoC verification
More at Altera
Related open roles
FPGA Silicon Design Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
DDR Memory Interface System Validation Lead Engineer
Bangalore
FPGA Silicon Design Engineer
Bangalore