Padmi
Cadence logo
Cadence

Electronic Design Automation (EDA) · Semiconductor chip design

Design Engineering Manager

BangalorePosted 30 months ago
Electrical Electronics And Computer Hardware EngineeringSenior
Apply at Cadence

Opens the source posting on naukri.com

Source description

About the role

View original

Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe,USB,DP,ethernet,SRIO,JESD204,DDRIO etc . Strong hands on Experience in using lab equipment such as Oscilloscopes,Network Analyzer,Bit Error Rate Tester (BERT) etc Experience conducting hiring interviews and mentoring new hires . Preferred Qualifications: .

One address, no account. We’ll tell you when matching roles go live.

More at Cadence

Related open roles

View all roles
Design Engineering Manager at Cadence · Padmi