Padmi
Cadence logo
Cadence

Electronic Design Automation (EDA) · Semiconductor chip design

Lead Application Engineer

IndiaPosted 2 months ago
Electrical Electronics And Computer Hardware EngineeringSeniorFull Time; Regular
Apply at Cadence

Opens the source posting on shine.com

Source description

About the role

View original

You will be responsible for working with IC design technology and foundry process/methodology in analog layouts. Your key responsibilities will include: - Having a solid understanding of analog layout design fundamentals - Understanding advance node virtuoso techfile constraints - Having in-depth knowledge and hands-on experience on writing skill scripts for layout automation tasks - Knowledge of complete analog back-end flow from top level floorplanning to complex block level layouts, physical verification, extraction, EMIR analysis etc. - Proficiency in Cadence layout tools specifically Virtuoso with advance node exposure - Prior Design experience using Cadence Custom IC Physical Design tools (Virtuoso) and flows including chip integration and signoff is an added advantage Qualifications required for this position: - B.Tech. or equivalent degree - 5 to 10 years of relevant experience At Cadence, we are focused on hiring and developing leaders and innovators who can contribute to the world of technology. Join us in working on projects that truly matter and help solve challenges that others may not be able to address. You will be responsible for working with IC design technology and foundry process/methodology in analog layouts. Your key responsibilities will include: - Having a solid understanding of analog layout design fundamentals - Understanding advance node virtuoso techfile constraints - Having in-depth knowledge and hands-on experience on writing skill scripts for layout automation tasks - Knowledge of complete analog back-end flow from top level floorplanning to complex block level layouts, physical verification, extraction, EMIR analysis etc. - Proficiency in Cadence layout tools specifically Virtuoso with advance node exposure - Prior Design experience using Cadence Custom IC Physical Design tools (Virtuoso) and flows including chip integration and signoff is an added advantage Qualifications required for this position: - B.Tech. or equivalent degree - 5 to 10 years of relevant experience At Cadence, we are focused on hiring and developing leaders and innovators who can contribute to the world of technology. Join us in working on projects that truly matter and help solve challenges that others may not be able to address.

One address, no account. We’ll tell you when matching roles go live.

More at Cadence

Related open roles

View all roles