Source description
About the role
Proficient in Verilog coding and RTL design,data path designs,. Experience in writing Verilog testbench and running simulations
More at Cadence
Related open roles
Principal Design Engineer ( Layout Design )
Bangalore
Principal Design Engineer ( Layout Design )
Bangalore
Lead Physical Design Engineer
Mumbai
Senior Principal Product Engineer - Digital Design and EDA Tools
Bangalore
Design Engineer II (Hyderabad)
Hyderabad
Senior Principal Design Engineer - High-Speed Analog and Interface Circuits
Bangalore